



An Assessment of Cryogenic Analog Electronics for the Lunar Environment

39th Annual Space Power Workshop
April 26-29, 2022

Richard C. Oeftering, Nicholas R. Uguccini, Lucia Tian

NASA Glenn Research Center


richard.c.oeftering@nasa.gov

Background

The Extreme Lunar Environment



LRO DIVINER: Lunar Day/Night Temperature Range by Latitude



- Day: 100-400 K highs based on latitude
- Night: 50-100 K lows for *all* latitudes
 - Duration (non-polar): ~354 hrs (~15 Earth days)
 - Duration (polar): winter sun below horizon for ~4.5 months

Li-ion battery
approx. freeze
temperature

Lunar night is
extremely cold
everywhere

Thermal model calculations of monthly & annual lunar surface temperature variations at various latitudes

Background Proposed Survival Strategy



- **Lunar Power Hibernation**
 - Extends capabilities & duration of lunar missions
 - Reduces dependency on radioisotopes, pre-established infrastructure
 - Success depends on
 - Cryo-tolerant Li-ion batteries: 18650 cells survive lunar night conditions
 - Cryo-tolerant electronics (majority of electronics passively survive)
 - Cryo-operable electronics to perform cold start and safely restore power
- **Hibernation Applications**
 - Commercial Lunar Payload Services (CLPS)
 - Landers currently provide only a single lunar day of operation
 - Robotic elements of the Artemis Program
 - Lunar *in situ* resource utilization (ISRU) systems
 - Survival & recovery options in contingency situations

Background

Hibernation Electronics Definitions



- **Cryo-Tolerant**

- Required for all spacecraft electronics (power, avionics, comm)
- Must passively withstand thermal environment down to 50 K without damage
- Can depend on manufacturing processes & materials/packaging

- **Cryo-Operable**

- Required for hibernation electronics that restore power at lunar dawn
- Must start up and operate in 50-100 K lunar dawn
- Depends on device properties & stability of interactions

Background

Example Dawn Start-Up Sequence



Key

Cryo-tolerant


Cryo-operable ("Dawn Mode")

(#) – Dawn start-up sequence

→ Power

→ Thermal

→ C&DH




Cryo-Tolerant Electronics Circuit Packaging: Printed Circuit Board (PCB)




- Copper-clad laminate & fiberglass-reinforced plastic (FRP) are well-matched (CTE)
- Target small boards & devices, matched CTE, mechanical compliance
- Avoid pure tin: tin whiskers and tin pest

Feature	Recommendation	Mitigates
Board	Match material CTEs Minimize PCB size	PCB warping, Cu delamination, joint separation
Joints	Use smaller boards & smaller devices (size matters)	Strain & stress due to greater tolerance of CTE mismatch
	Limit thermal cycles below "fatigue life"	Progressive joint cracking & failure
Plating	Replace tin plating with nickel-gold	Tin whiskers
Soldering & Bonding	Avoid pure tin if possible; recommend Pb-Sn alloy ($\geq 3\%$ Pb) Indium is possible tin substitute	Tin whiskers Tin pest
Coatings	Avoid thick coatings with high CTE	Thermal stress
Encapsulation	Utilize encapsulants with matching CTE	Thermal fatigue on device wire bonds



Tin whiskers: Single-crystal tin filament growths can create short circuits.




Tin pest: Tin can transform to a brittle non-metallic form between 0°C and -30°C , expanding 27% and disintegrating joints.

Cryo-Tolerant Electronics Circuit Packaging: Hybrid Microcircuit





- Commonly used in analog circuits (semiconductors & passive components)
- Encapsulated in a hermetically sealed metal enclosure
 - Bare devices assembled on a low-CTE ceramic substrate
 - Eliminates thermal stress of plastic encapsulants on electrical joints
 - Connected directly to thick film traces via wire-bond or flip-chip technique
 - Reduces overall size and thermal stress
 - Improves thermal conductivity





Conversion of PCB to Hybrid Circuit

Cryo-Tolerant Electronics Circuit Packaging: Hybrid Microcircuit & COB



Circuit	Component	Description	Pros	Cons
Hybrid Circuit	Board	Miniaturized (single high-density module); Typically ceramic	<ul style="list-style-type: none"> Smaller device footprint No internal stresses from mismatched encapsulant CTE 	<ul style="list-style-type: none"> Cost Limited number of layers
	Enclosure	Metal or ceramic	<ul style="list-style-type: none"> Improved internal heat conduction Shortened thermal paths 	
	Substrate	Ceramic preferred	<ul style="list-style-type: none"> CTE values tailorable 	<ul style="list-style-type: none"> Co-fired process for traces can be more costly & difficult
	Device mounting (bare die)	Wire bonding (<i>without encapsulant</i>) Flip-chip – using solder bumps	<ul style="list-style-type: none"> Compliant connection minimizes thermal expansion stress Smallest footprint 	<ul style="list-style-type: none"> Larger footprint than flip-chip More susceptible to thermal stress 
Chip-on-Board	Device mounting (bare die to PCB)	Wire-bond or flip-chip	<ul style="list-style-type: none"> <i>See above</i> 	<ul style="list-style-type: none"> <i>See above</i>
	Encapsulation	Post-installation	<ul style="list-style-type: none"> Low-cost alternative to hybrid encapsulation Dramatic size reduction 	<ul style="list-style-type: none"> Unproven for cryo applications Mismatched encapsulant CTE reduces life



Cryo-Operable Electronics Semiconductor Devices



Device			Pros	Cons
Diodes	P-N Junction Diode		<ul style="list-style-type: none"> Can be operational at lunar temperatures with proper design 	<ul style="list-style-type: none"> Forward voltage increases at cryo temperatures On-resistance increases below 100 K
	Schottky Diode		<ul style="list-style-type: none"> On-resistance decreases with temperature (GaN only) 	<ul style="list-style-type: none"> Forward voltage increases at cryo temperatures On-resistance increases faster than P-N below 100 K (Si & SiC)
Transistors	Bipolar Transistor	Bipolar Junction Transistor (BJT)	<ul style="list-style-type: none"> Increased gain at cryogenic temperatures (SiC) 	<ul style="list-style-type: none"> DC gain decreases dramatically with temperature (Si) Likely unsuitable for use due to freeze-out (Si)
		SiGe Heterojunction Bipolar Transistor (HBT)	<ul style="list-style-type: none"> Extreme mK performance (SiGe) Transitions from thermal to electron tunneling conductance 	<ul style="list-style-type: none"> Significant property changes over 50-400 K
	Field Effect Transistor (FET)	Junction-Gate FET (JFET)	<ul style="list-style-type: none"> Normally-on JFET performance at lunar night temperatures similar to that at room temperature (SiC) 	<ul style="list-style-type: none"> Carrier freeze-out increases on-resistance as temperatures decrease past ~200 K (VJFET more susceptible)
		Metal Oxide Semiconductor FET (MOSFET)	<ul style="list-style-type: none"> On-resistance decreases with low temperature until ~77 K (Si) Switching time improves with low temperature (Si) 	<ul style="list-style-type: none"> Threshold voltage increases; breakdown voltage decreases (Si) Enhancement-mode SiC unsuitable – extreme carrier freeze-out
		High-Electron-Mobility Transistor (HEMT)	<ul style="list-style-type: none"> On-resistance/switching time improves with low temperature; breakdown/threshold voltage doesn't change (GaN) 	
		Complementary Metal-Oxide-Semiconductor (CMOS)	<ul style="list-style-type: none"> Generally shares properties with Si MOSFETs 	<ul style="list-style-type: none"> Hot carrier injection reduces reliability
	Insulated-Gate Bipolar Transistor (IGBT)		<ul style="list-style-type: none"> Improved switching speed, forward voltage, & transconductance 	<ul style="list-style-type: none"> Breakdown voltage decreases Threshold voltage slightly increases

Cryo-Operable Electronics Passive Components



Component		Description	Pros	Cons
Resistors	Metal Film	<ul style="list-style-type: none"> Resistive layer sputtered on substrate Typically nichrome 	<ul style="list-style-type: none"> Low TCR, tight tolerances 	
	Wire-Wound	<ul style="list-style-type: none"> High-resistance, high-temp wire Has inherent inductance 	<ul style="list-style-type: none"> Low TCR, tight tolerances 	
	Thick Film	<ul style="list-style-type: none"> Resistive paste deposited on ceramic substrate SMT 		<ul style="list-style-type: none"> Sensitive to temperature
	Bulk Metal Foil	<ul style="list-style-type: none"> Metal foil laminated to ceramic substrate & etched 	<ul style="list-style-type: none"> Self-compensated TCR 	<ul style="list-style-type: none"> Testing needed to confirm cryo performance
Capacitors	Multilayer Ceramic (MLCC)	<ul style="list-style-type: none"> Capacitor with a ceramic dielectric Variety of compositions/properties 	<ul style="list-style-type: none"> Class I (paraelectrics): Good capacitance stability over temperature 	<ul style="list-style-type: none"> Class II (ferroelectrics): Higher variability over temperature ranges
	Electrolytic	<ul style="list-style-type: none"> Polarized capacitor with electrolyte cathode Produces high capacitance values 	<ul style="list-style-type: none"> Solid tantalum electrolytics will operate marginally 	<ul style="list-style-type: none"> Aluminum electrolytic (liquid): Electrolyte freezes at cryo temperatures Tantalum electrolytic (solid): Higher dissipation factor & ESR, lowered capacitance at higher frequencies
Inductors	Air Core	<ul style="list-style-type: none"> No core material Generally lower inductance, higher saturation point 	<ul style="list-style-type: none"> Insensitive to temperature Wire can go superconductive 	
	Solid Core	<ul style="list-style-type: none"> Solid cylindrical or toroidal core Generally higher inductance, lower saturation point 		<ul style="list-style-type: none"> Requires special core material tailored for low losses at cryo temperatures

Cryo-Electronics Testing Device & Circuit Testing Recommendations



- **Device Characterization Tests**

- Driven by modeling needs
- Assess cold-start capability
- Be aware of superconductivity effects – electron tunneling

- **Cryo-Tolerance Testing**

- Screen legacy circuits for cryo-tolerance (tin, large devices, mismatched CTE)
- Perform thermal cycling to evaluate structural integrity
- Perform pre- & post-qual functional tests
- Use non-destructive evaluation: ultrasound & x-ray to detect hidden flaws

- **Cryo-Operable Testing**

- Screen legacy circuits for devices that will not operate at cryo temps
- Perform thermal cycling to simulate lunar conditions (dT/dt rate)
- Demonstrate cold starts

Summary



- **Lunar Power Hibernation Architecture**
 - Cryo-operable & cryo-tolerant electronics enable robust, low-cost robotic missions to operate over multiple lunar cycles
- **Component Findings**
 - Most semiconductors can operate at cryogenic temperatures (50-100 K)
 - Carrier freeze-out & electron tunneling may be a concern
 - Solutions exist for most implementations of passive devices
 - Circuits may require modification/compensation to span 50-400 K
- **Board Design Recommendations**
 - Minimize footprints, match CTE, avoid tin
 - Conventional PCB assemblies: expect limited life
 - New designs: use hybrid microcircuits
 - Improved protection, low CTE, long-term reliability

Future Work



- Publish cryo-electronics design guidelines
- Continue review of academic works, including unreported components (film caps, crystal oscillators, etc.)
- Build parts model library for simulation
- Test cryogenic operation of discrete parts
- Develop prototype cryo-circuit based on guidelines
- Conduct circuit-level testing with batteries & solar cells
- **Seeking collaboration opportunities!**

Thanks for Listening



An Assessment of Cryogenic Analog Electronics for the Lunar Environment

Acknowledgments

Ahmad Hammoud

GRC LME / Environmental Effects & Coatings Branch

Marcelo Gonzalez

GRC LEM / Power Management & Distribution Branch

Phil Neudeck

GRC LCS / Smart Sensing & Electronics Systems Branch

Randall Kirschman

Independent expert on extreme environment electronics

Akin Akturk

CoolCAD Electronics LLC

Rick Neufeld

Omni Circuit Boards Ltd.

Kurt Sacksteder & Gary Horsham

NASA GRC Center Innovation Fund (CIF)



Contact:

Richard C. Oeftering

Nick Uguccini

Lucia Tian

Power Architecture & Analysis Branch
NASA Glenn Research Center
Cleveland, OH 44135

richard.c.oeftering@nasa.gov